

Compal Confidential

TESLA 3A DIS M/B Schematics Document


Intel Broadwell U Processor with DDR3L
Nvidia N16V-GM(920M)

2014-09-26

LA-C311P

REV : 0.1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title Cover Page		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number LA-C311P	Rev 0.1
Date: Friday, September 26, 2014				Sheet	1	of 48



Voltage Rails

power plane State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +V1.05S_VCCP +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

USB Port Table

	USB 2.0	Port	3 External USB Port
EHCI1	UHCI0	0	USB Port USB3.0
		1	USB Port USB3.0
	UHCI1	2	
		3	Camera
	UHCI2	4	
EHCI2	UHCI3	5	
		6	
	UHCI4	7	
		8	NGFF(BT)
	UHCI5	9	USB Port (Charge)
		10	NGFF(WLAN)
	UHCI6	11	Card Reader

BOM Structure Table

Item	BOM Structure
LAN 10/100 Transformer	100@
LAN GIGA Transformer	GIGA@
LAN RTL8111H	8111H@
WLAN Support ISCT	ISCT@
WLAN No Support ISCT	NoISCT@
For Green CLK	GCLK@
For No Green CLK	NoGCLK@
For DIS	DIS@
For TPM	TPM@
For Camera	CMOS@
For NFC Option	NFC@
For ST APS	GSST@
For Bosch APS	GSB@
For E31 PWR Button ESD	@E31ESD@
For FP Option	FP@
For Green clock with DIS	GCLKDIS@
For Green clock with UMA	GCLKUMA@
For U31 Option	U31@
For E31 Option	E31@
Connector	ME@
No EMI	@EMI@
No ESD	@ESD@
For Hynix Memory	H2G@
For Samsung Memory	S2G@
For Micron Memory	M2G@

EC SM Bus1 address

Device	Address
Smart Battery	0001 011x 16h

EC SM Bus2 address

Device	Address
NCT77718W BMA250E	1001 100x 98h 0001 100x 13h

ME SM Bus address

Device	Address
NFC	0010 1000 28h

PCH SM Bus address

Device	Address
DDR_JDIMM1 Touch Pad	1010 000x A0h


GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111x 9Eh

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size	Document Number	LA-C311P		Rev
0		Friday, September 26, 2014		0.1
Sheet	3	of		48

GPU Power Sequence



Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared

Figure 3-6. Example of Power-up Sequencing Order

Note:

- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.






Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms





ESD


- UC1
SA00007M750
S IC CL8064701477301 QEAF D0 2G BGA C38
I7_4510U@
- UC1
SA00007L010
S IC CL8064701477802 QEAK D0 1.7G BGA
I5_4210U@
- UC1
SA00007TX10
S IC CL8064701553300 OEZA D0 2G BGA 1168
I3_4120U@
- UC1
SA00007TA10
S IC CL8064701552900 OEZ6 D0 1.9G BGA
I3_4030U@
- UC1
SA00007TW10
S IC CL8064701553401 QEZB D0 1.9G C38
I3_4025U@
- UC1
SA00007G030
Intel 2957U 1.4G 2M D0 2cBGA CPU
2957U@
- UC1
SA00007G230
S IC CL8064701569500 OFAN D0 1.7G BGA
3558U@
- UC1
SA00006SLA0
S IC CL8064701477202 OEVD D0 1.8G BGA
I7_4500U@
- UC1
SA00006SMC0
S IC CL8064701477702 SR170 C0 1.6G C38
I5_4500U@
- UC1
SA00007AM00
S IC CL8064701614813 QFSY C0 1.6G BGA
QFSY@
- UC1
SA00006SLJ30
S IC CL8064701476302 SR16P C0 1.8G C38
I3_4100U@
- UC1
SA000072C50
S IC CL8064701478404 QEAR D0 1.7G C38
I3_4005U@
- UC1
SA00006SX80
S IC CL8064701478202 SR16Q C0 1.7G C38
I2_4010U@

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/06/24	Deciphered Date	2012/07/12	Title		
		Deciphered Date		HSW MCP(1/1) DDI,MSIC,XDP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							
Size	Document Number	Rev					
LA-C311P		0.1					
Date:	Friday, September 26, 2014	Sheet	5	of	48		

Interleaved Memory











The diagrams show the following connections:


- SYS_PWROK:** Pin @ESD@ connected to 100P_0402_50VBV.
- EC_RSTMRST#:** Pin @ESD@ connected to 100P_0402_50VBV.
- PCH_PWROK:** Pin @ESD@ connected to 100P_0402_50VBV.
- SYS_RESET#:** Pin @ESD@ connected to 100P_0402_50VBV.













CFG Straps for Processor





Physical Debug Enable (DFX Privacy)	
CFG3	1: DISABLED 0: ENABLED; SET DFX ENABLED BIT IN DEBUG INTERFACE MSR




Display Port Presence Strap	
CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>

DIMM1
Reverse Type
Near CPU




DDR3L SODIMM ODT GENERATION



Security Classification		Compal Secret Data		Compal Electronics, Inc. DDR3L DIMMA LA-C311P	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C Document Number LA-C311P	Rev 0.1
Date: Friday, September 26, 2014				Sheet 16	of 48

PCIE CLK
(From SOC)

PCIE X4 Bus
(Link to SOC)




AC coupling cap value

Platform SKU	cap value
Boardwell	0.1uF
SKYLAKE-U	0.22uF

Reset Control

(From SOC PLT_RST#)
(From SOC GPIO)



Level shift & Isolation

20.47.9 DGPU_PWRON
(From VGA_CORE VR)

8 VGA_CLKREQ#
(To SOC)

1.0V already pull high 10K at SOC side












Table 3. PEX_I0VDDQ Decoupling

Capacitor Type			Typical N14c Population	N15V-GM Population	N155-GV Population	N155-GM-GT Population	Location
1.0uF	X85	0402	4	4	4	1	Under GPU
4.7uF	X85	0603	2	2	2	1	Under GPU
10uF	X8R	0805	4	4	4	1	Near GPU
22uF	X8R	0805	4	4	4	1	Near GPU



To POWER
trace width: 16mils
differential voltage sensing.
differential signal routing.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Title	NV(2/5)-IFP ABCDEF DAC XTAL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FORD MOTOR CREDIT TO ANY OTHER DEPARTMENT OR DIVISION OF FORD MOTOR CREDIT WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev 0.1
				LA-C311P	
Date:				Friday, September 26, 2014	Sheet 18 of 48

VGA_THERMON and VGA_THERMOP:
1. 5mil track width and spacing
2. 5mil grounded guard tracks width and spacing
3. ground referenced
4. Connect guard tracks to pin5

For BSC using.

UVIN
COMMON

GPIO

B14 MISC1

E12 THERMON

F12 THERMOP

AE5 JTAG_TCK

AE6 JTAG_TMS

AE7 JTAG_TDI

AE8 JTAG_TDO

AE9 JTAG_TRST

AE10 JTAG_VDD

AE11 JTAG_VDD

AE12 JTAG_VDD

AE13 JTAG_VDD

AE14 JTAG_VDD

AE15 JTAG_VDD

AE16 JTAG_VDD

AE17 JTAG_VDD

AE18 JTAG_VDD

AE19 JTAG_VDD

AE20 JTAG_VDD

AE21 JTAG_VDD

AE22 JTAG_VDD

AE23 JTAG_VDD

AE24 JTAG_VDD

AE25 JTAG_VDD

AE26 JTAG_VDD

AE27 JTAG_VDD

AE28 JTAG_VDD

AE29 JTAG_VDD

AE30 JTAG_VDD

AE31 JTAG_VDD

AE32 JTAG_VDD

AE33 JTAG_VDD

AE34 JTAG_VDD

AE35 JTAG_VDD

AE36 JTAG_VDD

AE37 JTAG_VDD

AE38 JTAG_VDD

AE39 JTAG_VDD

AE40 JTAG_VDD

AE41 JTAG_VDD

AE42 JTAG_VDD

AE43 JTAG_VDD

AE44 JTAG_VDD

AE45 JTAG_VDD

AE46 JTAG_VDD

AE47 JTAG_VDD

AE48 JTAG_VDD

AE49 JTAG_VDD

AE50 JTAG_VDD

AE51 JTAG_VDD

AE52 JTAG_VDD

AE53 JTAG_VDD

AE54 JTAG_VDD

AE55 JTAG_VDD

AE56 JTAG_VDD

AE57 JTAG_VDD

AE58 JTAG_VDD

AE59 JTAG_VDD

AE60 JTAG_VDD

AE61 JTAG_VDD

AE62 JTAG_VDD

AE63 JTAG_VDD

AE64 JTAG_VDD

AE65 JTAG_VDD

AE66 JTAG_VDD

AE67 JTAG_VDD

AE68 JTAG_VDD

AE69 JTAG_VDD

AE70 JTAG_VDD

AE71 JTAG_VDD

AE72 JTAG_VDD

AE73 JTAG_VDD

AE74 JTAG_VDD

AE75 JTAG_VDD

AE76 JTAG_VDD

AE77 JTAG_VDD

AE78 JTAG_VDD

AE79 JTAG_VDD

AE80 JTAG_VDD

AE81 JTAG_VDD

AE82 JTAG_VDD

AE83 JTAG_VDD

AE84 JTAG_VDD

AE85 JTAG_VDD

AE86 JTAG_VDD

AE87 JTAG_VDD

AE88 JTAG_VDD

AE89 JTAG_VDD

AE90 JTAG_VDD

AE91 JTAG_VDD

AE92 JTAG_VDD

AE93 JTAG_VDD

AE94 JTAG_VDD

AE95 JTAG_VDD

AE96 JTAG_VDD

AE97 JTAG_VDD

AE98 JTAG_VDD

AE99 JTAG_VDD

AE100 JTAG_VDD

AE101 JTAG_VDD

AE102 JTAG_VDD

AE103 JTAG_VDD

AE104 JTAG_VDD

AE105 JTAG_VDD

AE106 JTAG_VDD

AE107 JTAG_VDD

AE108 JTAG_VDD

AE109 JTAG_VDD

AE110 JTAG_VDD

AE111 JTAG_VDD

AE112 JTAG_VDD

AE113 JTAG_VDD

AE114 JTAG_VDD

AE115 JTAG_VDD

AE116 JTAG_VDD

AE117 JTAG_VDD

AE118 JTAG_VDD

AE119 JTAG_VDD

AE120 JTAG_VDD

AE121 JTAG_VDD

AE122 JTAG_VDD

AE123 JTAG_VDD

AE124 JTAG_VDD

AE125 JTAG_VDD

AE126 JTAG_VDD

AE127 JTAG_VDD

AE128 JTAG_VDD

AE129 JTAG_VDD

AE130 JTAG_VDD

AE131 JTAG_VDD

AE132 JTAG_VDD

AE133 JTAG_VDD

AE134 JTAG_VDD

AE135 JTAG_VDD

AE136 JTAG_VDD

AE137 JTAG_VDD

AE138 JTAG_VDD

AE139 JTAG_VDD

AE140 JTAG_VDD

AE141 JTAG_VDD

AE142 JTAG_VDD

AE143 JTAG_VDD

AE144 JTAG_VDD

AE145 JTAG_VDD

AE146 JTAG_VDD

AE147 JTAG_VDD

AE148 JTAG_VDD

AE149 JTAG_VDD

AE150 JTAG_VDD

AE151 JTAG_VDD

AE152 JTAG_VDD

AE153 JTAG_VDD

AE154 JTAG_VDD

AE155 JTAG_VDD

AE156 JTAG_VDD

AE157 JTAG_VDD

AE158 JTAG_VDD

AE159 JTAG_VDD

AE160 JTAG_VDD

AE161 JTAG_VDD

AE162 JTAG_VDD

AE163 JTAG_VDD

AE164 JTAG_VDD

AE165 JTAG_VDD

AE166 JTAG_VDD

AE167 JTAG_VDD

AE168 JTAG_VDD

AE169 JTAG_VDD

AE170 JTAG_VDD

AE171 JTAG_VDD

AE172 JTAG_VDD

AE173 JTAG_VDD

AE174 JTAG_VDD

AE175 JTAG_VDD

AE176 JTAG_VDD

AE177 JTAG_VDD

AE178 JTAG_VDD

AE179 JTAG_VDD

AE180 JTAG_VDD

AE181 JTAG_VDD

AE182 JTAG_VDD

AE183 JTAG_VDD

AE184 JTAG_VDD

AE185 JTAG_VDD

AE186 JTAG_VDD

AE187 JTAG_VDD

AE188 JTAG_VDD

AE189 JTAG_VDD

AE190 JTAG_VDD

AE191 JTAG_VDD

AE192 JTAG_VDD

AE193 JTAG_VDD

AE194 JTAG_VDD

AE195 JTAG_VDD

AE196 JTAG_VDD

AE197 JTAG_VDD

AE198 JTAG_VDD

AE199 JTAG_VDD

AE200 JTAG_VDD

AE201 JTAG_VDD

AE202 JTAG_VDD

AE203 JTAG_VDD

AE204 JTAG_VDD

AE205 JTAG_VDD

AE206 JTAG_VDD

AE207 JTAG_VDD

AE208 JTAG_VDD

AE209 JTAG_VDD

AE210 JTAG_VDD

AE211 JTAG_VDD

AE212 JTAG_VDD

AE213 JTAG_VDD

AE214 JTAG_VDD

AE215 JTAG_VDD

AE216 JTAG_VDD

AE217 JTAG_VDD

AE218 JTAG_VDD

AE219 JTAG_VDD

AE220 JTAG_VDD

AE221 JTAG_VDD

AE222 JTAG_VDD

AE223 JTAG_VDD

AE224 JTAG_VDD

AE225 JTAG_VDD

AE226 JTAG_VDD

AE227 JTAG_VDD

AE228 JTAG_VDD

AE229 JTAG_VDD

AE230 JTAG_VDD

AE231 JTAG_VDD

AE232 JTAG_VDD

AE233 JTAG_VDD

AE234 JTAG_VDD

AE235 JTAG_VDD

AE236 JTAG_VDD

AE237 JTAG_VDD

AE238 JTAG_VDD

AE239 JTAG_VDD

AE240 JTAG_VDD

AE241 JTAG_VDD

AE242 JTAG_VDD

AE243 JTAG_VDD

AE244 JTAG_VDD

AE245 JTAG_VDD

AE246 JTAG_VDD

AE247 JTAG_VDD

AE248 JTAG_VDD

AE249 JTAG_VDD

AE250 JTAG_VDD

AE251 JTAG_VDD

AE252 JTAG_VDD

AE253 JTAG_VDD

AE254 JTAG_VDD

AE255 JTAG_VDD

AE256 JTAG_VDD

AE257 JTAG_VDD

AE258 JTAG_VDD

AE259 JTAG_VDD

AE260 JTAG_VDD

AE261 JTAG_VDD

AE262 JTAG_VDD

AE263 JTAG_VDD

AE264 JTAG_VDD

AE265 JTAG_VDD

AE266 JTAG_VDD

AE267 JTAG_VDD

AE268 JTAG_VDD

AE269 JTAG_VDD

AE270 JTAG_VDD

AE271 JTAG_VDD

AE272 JTAG_VDD

AE273 JTAG_VDD

AE274 JTAG_VDD

AE275 JTAG_VDD

AE276 JTAG_VDD

AE277 JTAG_VDD

AE278 JTAG_VDD

AE279 JTAG_VDD

AE280 JTAG_VDD

AE281 JTAG_VDD

AE282 JTAG_VDD

AE283 JTAG_VDD

AE284 JTAG_VDD

AE285 JTAG_VDD

AE286 JTAG_VDD


AE287 JTAG_VDD

AE288 JTAG_VDD

AE289 JTAG_VDD

AE290 JTAG_VDD

AE291 JTAG_VDD



6.1.10 Memory ODTx, CKEx, and RST Termination


























DDR3 requires Memory Termination on CKEx, ODTx and Memory Reset (RST). Table 6-8 describes the required termination.

Table 6-8. Memory ODTx, CKEx, and RST Termination

DDR3 Command Bit	Default Pull-Down
ODTx	10 k
CKEx	10 k
RST	10 k
CS*	No Termination

Memory Partition A - Upper 32 bits [64..32]

Place close to Vram



Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.1
Compal Electronics, Inc.				LA-C311P
Document Number				Friday, September 26, 2014
Date				Sheet 23 of 48

Memory Partition A - Lower 32 bits [31..0]





Table 6-3 lists the Mode D command mapping and Table 6-4 on page 91 lists Mode E.

Table 6-3. Mode D Command Mapping

N15x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD0	CS0*	
FBx_CMD1		
FBx_CMD2	ODT	
FBx_CMD3	CKE	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE*	WE*
FBx_CMD14	A15	A15
FBx_CMD15	CAS*	CAS*

N15x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD16		CS0*
FBx_CMD17		
FBx_CMD18		ODT
FBx_CMD19		CKE
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS*	RAS*
FBx_CMD31		
FBx_CMD32		
FBx_CMD33 ¹		
FBx_CMD34	DBG0 ²	
FBx_CMD35	DBG1 ²	

Notes:
1. Not available in GB2B-64 package.
2. GPU debug pins not connected to DRAM. See section 6.1.11




6.1.3 DDR3 Frame Buffer Command Mapping


N15x GPUs have generic FBx_CMD[35:0] pins that connect to the memory command/address pins. To optimize the layout for different memory types and packages, the GPUs support different mapping modes (Table 6-2). Choosing the best command mapping will help simplify layout and allow you to reduce layer count and/or area.

Table 6-2. Support Command Mapping by GPU Package







Packages	Supported CMD Mapping for DDR3	Benefits
GB2B-64 GB4B-128	D	Mode D is optimized for N15x using DDR3 memory in the BGA96 package and is supported for single rank designs. Using this mode will allow routing in four signal layers ¹ . This compact layout offers a high level of symmetry allowing higher speeds without requiring termination.
GB2B-64 GB4B-128	E	Mode E is optimized for DDR3 dual rank designs.

Note: ¹Not including two additional layers for power planes.










		POL_SCL	
	0	1	
POL_SDA	0	X	EP
POL_SDA	1	ROM	EEPROM



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP / Camera
Size	Document Number	LA-C311P		Rev
C				0.1
Date: Friday, September 26, 2014		Sheet 26 of 48		




ESD




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI	
Size	Document Number	Rev			
C	LA-C311P	0.1			
Date: Friday, September 26, 2014				Sheet	27 of 48

ALC3240



+5VS +5VDDA_CODEC




Each Platform Power Net Support List

	+1.5VS	+1.8VS	+3VS	+5VS	+3VALW
	1.5V(S0)	1.8V(S0)	3.3V(S0)	5V(S0)	3.3V(S0~S5)
Intel Broadwell	V	X	V	V	V
Intel Skylake	X	V	V	V	V


Each Platform HDA Link Voltage Support (Pin 8)

	3.3V	1.5V
Intel Broadwell	V (default)	V
Intel Skylake	V (default)	V

+3VS +IOVDD_CODEC




+3VS +3VDD_CODEC




PC BEEP


EC BEEP
APU BEEP



Input




Output




ESD protection needs to be placed near connector side


ESD




EMI




HDD




NFC








APS (G-Sensor)



TPM




Thermal Sensor






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	FAN / Thermal Sensor	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C311P	0.1
				Date: Friday, September 26, 2014	Sheet	31 of 48


Finger Print




USB Charge





IO CONN




ESD





USB3.0_Port















Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/06/24	Declassified Date	2012/07/12	Doc No.	USB2 / USB3 / FP / IO Board	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Name	LA-3311P	
Date:	Friday, September 26, 2014			Sheet	33 of 48	







	1.0V Source	LL1	CL16, CL17	CL9, CL10	RL11	CL15
RTL8111H	LDO	X	X	X	O	O
RTL8107E	LDO	X	X	X	X	X

Please refer to the table above when using different 1.0V supply source.






Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2011/06/24	LAN RTL8111H / RTL8107E
Deciphered Date	2012/07/12	LA-C311P
Size	Document Number	Rev
0	LA-C311P	0.1
Date	Friday, September 26, 2014	Sheet 35 of 48






+3VALW to +3VALW_PCH




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC TO DC		
Size	C	Document Number	LA-C311P	Rev	0.1	
Date:	Friday, September 26, 2014	Sheet	37	of	48	




ADP_ID	AC Adapter	90W	65W
R(K ohm)	open	10	
ADP_ID(V)	3.3	1.65	
Detection voltage	>2.64	1.32~1.98	

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PWR DCIN / RTC Battery
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONG KONG CUSTOMS AND TRADE SECRET INFORMATION. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	BDW
				Date:	Friday, September 26, 2014
				Sheet	38 of 48
				Rev	0.1




PH201 under CPU bottom side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C




135W: 150W(Turbo_V=1.2) active 135W(Turbo_V=1.072) recovery
90W : 100W(Turbo_V=1.2) active 90W(Turbo_V=0.903) recovery
65W : 70W(Turbo_V=1.2) active 65W(Turbo_V=0.918) recovery
45W : 65W(Turbo_V=1.2) active 45W(Turbo_V=0.829) recovery

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PWR-BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONG KONG CUSTOMS AND BORDER PROTECTION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	BDW
				Date:	Friday, September 26, 2014
				Sheet	39 of 48
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/11/05	Deciphered Date	2015/11/05	Title	BQ24780
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Date: Friday, September 26, 2014	Sheet 40 of 48

EN1 and EN2 don't floating





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	3V5V_EN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	BDW
				Date	Friday, September 26, 2014
				Sheet	41 of 48



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				BDW	
				Rev	
				0.1	
				Date: Friday, September 26, 2014	
				Sheet 43 of 48	

EN pin don't floating
If have pull down resistor at HW side, pls delete PR2



Base on BDW PDDG Rev_0_73

Location	15W	Note
	TDC 14A MAX 32A OCP 39A Loadline=-2.0mV/A	
PR1120	499 Ohm	OCP
PR537	1.27kOhm	Droop
PC528	0.022uF	RC Match
PR507	90.9kOhm	PROG1
PR703	93.1kOhm	IMON
PC518	0.1uF (0402)	RC Filter

H-side MOS: MDV1525URH
Rds(on):
<10.1mohm@Vgs=10V
<14.0mohm@Vgs=4.5V
Id :24A@Vgs=10V

L-side MOS: MDU1511RH
Rds(on):
<2.4mohm@Vgs=10V
<3.3mohm@Vgs=4.5V
Id :100A@Vgs=10V

Choke: 0.12UH (Size:7*7*3)
Rdc=0.62mohm +5%
Heat Rating Current=41.5A
Saturation Current=41A

+1.05VS

Follow intel guideline

Note:
VR_SVID_ALRT# Pull high on HW side

12 VR_SVID_DAT

12 VR_SVID_ALRT#

12 VR_SVID_CLK

12 VR_ON

12 VGATE

Note:
VR_HOT# Pull high on HW side

34 VR_HOT#

Over temperature protection:
OTP Setting: 100C active
Pin5 (NTC) voltage <0.88V, Protect
Pin5 (NTC) voltage >0.92v, recovery

12 VCCSENSE

12,14 VSSSENSE

Local sense put on HW site

Note:
PR1104=169K
=>Icc(max)=33A
fsw=700KHz

Note:
PR1112=124K
=>Slew rate=53mV/us
Vboot = 1.7V

RC Match

OCP Setting

CPU_B+

B+

+CPU_CORE



123


File
ISL95813 for BDW-Y&U(15W/28W) CPU

Size Document Number
BDW

Date: Friday, September 26, 2014 Sheet 45 of 48

+CPU_CORE

24 X 22u/0603



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PWR-PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
Date:	Friday, September 26, 2014	Sheet	46 of 48	BDW	

Remark:

1. Switching frequency setting: (Ton pin)
 $F_{sw} = (V_{in} - 0.5) / (2 \cdot V_{in} \cdot R_{ton} \cdot 3.2\pi) = 448\text{KHz}$

2. Soft-Start: (SS pin)
SS time (Internal) is 0.7ms (PC18 un-pop)
SS time (External): (PC18 pop)
 $T_{ss} = (C_{ss} \cdot V_{refin}) / I_{ss} + 2.3\text{ms} = 0.01\mu\text{F} \cdot 0.9\text{V} / 5\mu\text{A} + 2.3\text{ms} = 4.1\text{ms}$

4. Current Limit threshold setting
 $R_{ocset} = (I_{valley} \cdot R_{ds(on)} + 40\text{mV}) / 10\mu\text{A}$
 $I_{ripple} = (20 - 1.028) \cdot 1.028 / (448\text{KHz} \cdot 0.22\mu\text{F} \cdot 20) = 9.89\text{A}$

OCP=54A/2=27A per phase
 $I_{valley} = 27\text{A} - 9.89\text{A} \cdot 2 = 22.055\text{A}$

H-side MOS: TPCA8065 L-side MOS: TPCA8057
 $R_{ds(on)}$:
11.7mohm@Vgs=10V 2.0mohm@Vgs=10V
9.4mohm@Vgs=4.5V 2.6~3.2mohm@Vgs=4.5V
Id:16A@Ta=25 degC Id:42A@Ta=25 degC

Choke: 0.36uH (Size:10*10*4)

Rdc=1.1mohm +-5%

Heat Rating Current=30A

Saturation Current=50A

C=3*330uF (9mohm)=990uF

$V_{ripple} = I_{ripple} \cdot ESR(\text{min}) = 9.89\text{A} \cdot 3\text{mohm} = 29.67\text{mV}$

5. OpenVReg Configurations: (PSI pin)

Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.8V
1 phase with CCM	20130909

1. Change net name to GPU_PWR_EN from DGPU_PWR_EN
2. Unpop PR801 0.0402 5%
3. Add PR824 10K 0402 5% to pull high to +3VS_VGA
4. Reserve PC834 5600P_0402_50V7K SE000009C80 20131024
1. Change PR814 pull high to +5VALWS from +5VS


3. PWM-VID Spec and component Values

PWM-VID Spec	Config A	Config B
Vmin	0.6V	0.6V
Vmax	1.2V	1.2V
Vboot	0.875V	0.9V
Voltage step	6.25mV	6.25mV
N of Voltage level	96	96
Rrefadj	PR806 39K	20K
Rref1	PR803 39K	20K
Rboot	PR805 1.5K	2K
Rref2=PR20+PR21	PR809 30K	18K
	PR812 1.5K	0
C	PC829 1.5nf	2.7nf

$V_{boot} = V_{ref} \cdot R_{ref2} / (R_{ref1} + R_{ref2} + R_{boot})$
 $R_t = R_{refadj} // (R_{boot} + R_{ref2})$
 $V_{min} = V_{ref} \cdot R_{ref2} / (R_{ref2} + R_{boot}) \cdot (R_t / (R_{ref1} + R_t))$
 $V_{max} = V_{ref} \cdot R_{ref2} / (R_{ref1} / R_{refadj} + R_{boot} + R_{ref2})$
 $V_{out} = V_{min} + N \cdot V_{step}$
 $V_{step} = (V_{max} - V_{min}) / N_{max}$

PWM VID and Output voltage control

1. Boot mode
2. Standby mode (don't support)
3. Normal mode



Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2011/06/24	Deciphered Date
2012/07/12		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
Title		Rev
PWR-VGA_CORE		0.1
Date		Friday, September 26, 2014
Sheet		47 of 48

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)		
				Size	Document Number	Rev
				Custom	BDW	0.1
Date: Friday, September 26, 2014				Sheet	48 of 48	